An increasing number of successful applications of Evolutionary Algorithms (EAs) within Computer Aided Design (CAD) of Integrated Circuits (ICs) is reported in the literature. The problems dealt with in this eld consist of sequences of sub-problems, which are characterized by being NP-hard, large and mutually dependent. This very high level of complexity should make the EA a well suited approach, at least in principle.
Introduction
During the last decades, the complexity of Integrated Circuits (ICs) has increased exponentially. In the 1970's a typical microprocessor such as the Intel 8080 consisted of about 5,000 transistors while in 1995 Intel's state-of-the-art processor Pentium Pro contains more than 5 million transistors. To handle the complexity of todays circuits the design engineers are totally dependent on Computer Aided Design (CAD), i.e., software tools. The capabilities and limitations of CAD tools have crucial impact on the performance and cost of the produced circuits as well as on the resources required to develop a circuit. Consequently, CAD for ICs is a very important and increasingly growing research area.
Most problems arising in CAD of ICs are very hard combinatorial optimization problems. Multiple, competing criteria have to be optimized subject to a large number of non-trivial constraints. To handle the complexity, many problems are arti cially divided into a number of subproblems, which are then solved in sequence. Most of the subproblems are still both NPhard and large, and furthermore, they are mutually dependent. The solution of a subproblem is based on estimations of the results of subsequent steps not yet performed. In other words, the cost functions used are not exact, but are based on the estimations.
As an example, consider the problem of placing and interconnecting a very large number of transistors on the two-dimensional surface of a chip. Objectives to be minimized may be the total area, the computation speed of the circuit and its power consumption. Constraints to be satis ed include the physical limitations de ned by the technology, speci ed as minimum distances between transistors, wires, etc. This problem is divided into several subproblems, not all mentioned here. But the transistors are organized in blocks, so that each block implements some sub-function of the required functionality of the circuit. (For illlustration see Figure 1 .) Then, the placement subproblem is to place the blocks minimizing the above mentioned criteria. Following placement is the routing subproblem, which is the task of implementing wires, which connect transistors belonging to di erent blocks. Since, in general, wires can not be placed on top of the blocks, sufcient space for the wires has to be allocated between the blocks. I.e., during placement, it is necessary to Figure 1 : Illustration of placement and routing estimate the space needed between the blocks for the subsequent routing. In other words, the cost function used during placement is based on a routing area estimate. Both placement and routing are NP-hard problems. In fact, just interconnecting a single set of transistors using the minimum length of wire is equivalent to solving the Steiner Problem in a Graph (SPG), which is NP-hard. And during routing, typically hundreds, perhaps thousands, of sets of transistors have to be connected. These SPG problems are also mutually dependent. Routes cannot be determined by solving a sequence of SPG problems independently, since the space between any pair of blocks only accommodates a xed number of wires. This situation illustrates the signi cant di erence between solving an isolated problem such as e.g. the SPG and solving the same problem for a CAD application. In the latter case, a number of additional constraints greatly complicates the problem.
Through the years, CAD tools have been developed, based on presumably every existing optimization technique. For example, a variety of deterministic heuristics 1 have been developed for many key subproblems. Formulations based on Integer Linear Programming (ILP) are also popular, and so are branchand-bound algorithms. And if only small instances of a problem occur, simple exhaustive search algorithms may be feasible. By far the most popular stochastic approach in the CAD community is Simulated Annealing (SA). This algorithm is known to generate high quality solutions at the cost of excessive runtimes. A vast literature on SA-based CAD algorithms exists, and for several problems, existing SA-based approaches are considered to constitute the state-of-theart.
In recent years an increasing number of EA-based 2 CAD algorithms and tools have emerged, o ering a realistic alternative to SA. There are (at least) three reasons why the EA should be very well suited for applications in this eld:
The problems are very hard, as discussed previously, and the relative performance of the EA generally increases with problem complexity. The EA is inherently parallel, and near-linear speed-ups on MIMD architectures have been widely reported in the literature. This property is especially desirable in the CAD eld, where excessive runtimes have always been a well-known problem, and where parallel machines are widely available. The typical IC development site disposes of a large number of interconnected workstations on which parallel EAs can be executed.
In contrast, the SA-based algorithm is inherently sequential, and therefore much harder to improve with respect to runtime. When developing a circuit, most steps of the design process are iterated numerous times. This is necessary when it turns out to be impossible to solve a generated subproblem, but iterations are also performed to explore various design alternatives. Therefore, the ideal CAD tool should o er the designer the choice of a reasonably good solution, which can be generated very fast, or a high-quality solution, for which much more time is needed. By nature, the EA has this property. High-quality solutions can be obtained using excessive runtime, but due to the typical very fast convergence of the algorithm during the rst few generations, it can also provide a reasonably good solution in a short time. Although the potential for EAs in CAD of ICs should therefore be large, it should be noted that the EA-approach is of interest to the CAD community if and only if it is competitive to the best existing approaches in terms of performance. This has signi cant consequences, which should be considered when developing EA-based CAD tools. Based on this viewpoint, the purpose of this paper is:
1. to describe the several EAs in CAD for ICs by reviewing a number of basic algorithms and outlining their recent extensions, 2. to discuss the characteristics of these algorithms, aiming at identifying design principles yielding competitive performance, and nally, 3. to discuss performance evaluation principles. When applying the EA in a practical eld such as CAD for ICs, it is crucial that performance is evaluated using the criteria commonly applied in that eld, as opposed to traditional EA performance measures. As one result of reviewing several approaches presented so far we will see that the major drawback of many approaches is that in general they obtain good results with respect to quality of the solution, but the running times are often much larger than that of classical heuristics.
For this we nally discuss a new approach to apply EAs to CAD of ICs: EAs are not directly applied to the problem to be solved. Instead the EA determines a good heuristic with respect to given constraints. The designer himself can for example give upper bounds for the runtime. We develop a model for the description of the learning process. Recent applications have show that the model can easily be applied in practice (see e.g. 18, 24] ).
The paper is structured as follows: Section 2 gives an overview of the part of the chip design process for which EAs are discussed. Selected papers and the characteristics of the algorithms they present are discussed in Section 3. The papers are all new (published in 1993 or later) and representative of the current state-of-the-art. Section 4 discusses performance evaluation principles. In Section 5 we present our approach for learning heuristics. Finally, Section 6 presents the main conclusions.
EAs in CAD: An Overview
The space does not allow a description of the complete Chip Design Process (CDP). However, in this paper we only consider EAs addressing subproblems belonging to the nal phase of the CDP, which can be divided into three steps as illustrated in Figure 2 . Starting from a low-level speci cation, logic synthesis is performed. The optimized circuit is mapped to a target technology and nally, the obtained circuit is tested. For each of these steps, a number of EA-based approaches has been published: Testing: Even if a circuit is correctly designed, a fraction of the produced circuits will be faulty because of physical defects caused by imperfections during the manufacturing process. Test pattern generation, i.e. generation of a test for a given fault in the stuck at fault model, for sequential circuits has been concidered in 40, 41, 8, 5, 29, 26] . To reduce the testing time the number of test patterns needed is minimized by test set compaction. A rst approach using EAs is given in 39].
Example Applications of EAs in CAD
The rst EA-based algorithms for CAD of ICs that were of practical interest where presented in the early 90s. This section reviews selected basic papers. Then extensions of these approaches are outlined. For each paper, the problem and the main characteristics of the algorithm are presented. We especially consider the performance evaluation methods, since they are crucial for an EA-approach in order to make an impact.
Logic Synthesis
In logic synthesis we want to determine a small representation of a Boolean function with respect to a given design style. One technology often used are PLAs, i.e. two-level circuits. For Fixed Polarity ReedMuller expressions (FPRMs), a restricted class of AND/EXOR forms, EA-based minimization has been presented in 2, 11] (see also Section 5). In FPRMs each variable may appear in complemented or uncomplemented form, but not both. Thus, the problem to be solved is to determine a good polarity for each variable, since the size of an FPRM may vary from linear to exponential (in the number of variables) depending on the chosen polarity 42]. The genotype is a binary string. Its length is given by the number of variables of the Boolean function to be minimized, i.e. each bit in the string represents the polarity of the corresponding variable. The EA that is applied using standard operations, like mutation and crossover, can be combined with a greedy heuristic. This heuristic in general guarantees a fast convergence, but often reduces the quality of the result, if it is applied to often. Thus the designer can choose between fast runtime and poor solutions or long runtime and good solutions. The EA has been tested against the best known heuristics. It was often able to further improve the size of the representation especially on large functions with more than 25 variables. On the other hand the runtimes are much larger than the approaches using the greedy heuristic only. The combination of the EA-based method with the greedy strategy allows the designer to explicitly control the trade-o between runtime and quality of the result. This approach has been extended in 13] to deal with more general classes of AND/EXOR expressions.
Some Boolean functions do not have e cient twolevel representations. For this several heuristic minimization algorithms have been developed. Most of them are based on iterative application of network transformations. The order in which the transformations are applied largely in uences the size of the resulting circuit (see also Section 5). The sequences of transformations are often called synthesis scenarios or scripts. In 31] an EA was presented that determines a good script for given benchmark circuits. The scripts are speci ed as general context-free grammars. These grammars are translated into directed graphs. The genetic operators mutation and crossover are de ned on the resulting graphs. It has been shown that the EA could further improve standard scenarios by 8% on average. On the other hand the runtimes are very large 31]: \Twenty-ve workstations were employed for the evaluation of the scenarios. After 115 generations 37373 synthesis jobs were performed consuming a total of 2300 CPU hours (normalized to a 62 MIPS IBM RS/6000)."
An other approach based on Decision Diagrams (DDs) has been rst presented in 12] . DDs are a graph based representation of Boolean functions (similar to Boolean networks), with some restriction on the decomposition that is carried out in each node and the structure of the circuit. For a DD a good ordering of the input variables has to be determined. Thus, in it simplest form the synthesis scenario reduces to nding a permutation of the variables (like in the case of the travelling salesman problem). The approach in 12] works with Binary Decision Diagrams (BDDs) and could determine the exact results for each function considered, but in much less time. Furthermore, the algorithm could be also applied to larger examples where the exact algorithm failed due to large runtimes.
In 15] this method has been applied to a more general type of DD, i.e. the Kronecker Functional Decision Diagram (KFDD). Here in addition to the ordering of the variables also a good decomposition has to be determined. Experiments demonstrated that in contrast to the classical greedy algorithm the EA could improve the result by up to a factor of two. A further extension in 14] also considered the testability of the resulting network as an optimization criterion. It was shown that the highly optimized networks (with respect to circcuit size) often have poor testability properties. In contrast, if only testability has been considered as the optimization goal the circuits became very large. The approach from 14] allows the designer to choose (by setting parameters) between the two goals and the EA is used to nd the best possible compromise. Summarizing all DD approaches it can be stated that they in general outperform the previously published methods with respect to quality, but often are much slower than the greedy heuristics. Using more clever EAmethods recent work 23, 17] has demonstrated that the runtime of the approach of 12] can signi cantly be reduced. Thus the method is also applicable to functions with more than 200 variables.
Mapping
We rst consider technolgy mapping for FPGAs based on CLBs. Each CLB can implement any Boolean function of k inputs, where k depends on the chosen library. Thus the problem to be solved is to nd a CLB-cover for a Boolean network such that the number of CLBs is minimized. In 30] GAFPGA, an EA-based minimizer, has been presented. Each element in the population is represented by two strings of length N, where N denotes the number of gates in the network to be mapped. The rst string stores the segmentation point placement in binary form and the second string represents the decomposition state, since gates with more than k inputs must be decomposed.
Mutation and crossover are standard operations, but after each application a validation procedure is executed, since the genetic operators may create invalid solutions. GAFPGA uses a very small population, i.e. only 4 elements, to reduce the runtime. The quality of the algorithm is measured on a set of benchmark circuits in comparison to several other state-of-the-art tools. The resulting circuits are smaller in most cases. A direct comparison of runtime is not given.
In other design styles, blocks consisting of transistors are positioned in the two-dimensional surface of the chip, and then interconnected, cf. Section 1. The positions are determined by rst assigning each block to a speci c region of the surface, which is called partitioning, and then determining an absolute position for all the blocks within each region, which is called placement. A popular partitioning strategy is to recursively partition the blocks into two disjoint sets, and an EA for this, called GRCA, is presented in 4]. Here the problem is formulated in terms of a hypergraph G = (V; E). Each vertex corresponds to a block and each hyperedge to a net. A net is a set of points, called pins, belonging to distinct blocks, which are to be connected. I.e., each hyperedge speci es a set of blocks. The bi-partitioning problem is to divide V into two disjoint sets A and B, such that a weighted sum of nets with pins in both A and B are minimized and such that A and B are approximately of the same size.
In GRCA, a genotype is a binary string of length equal to the number of blocks, where the ith bit is a one if and only if the ith block belongs to A. GRCA is a steady-state EA, and after each crossover and mutation, an attempt to improve the o spring is performed using a fast variant of the Fiduccia-Mattheyses (FM) partitioning heuristic. Before the EA itself is executed, the ordering of the genes are determined by a pre-processing step called Weighted-DFS Reordering (WDFR). In essense, the ordering is determined by a depth-rst traversal of a graph constructed from the hypergraph G. The performance of GRCA is evaluated by comparison to two other partitioning approaches, using benchmark data sets. Averaging over all examples, GRCA produces better results than the other approaches while using a similar amount of runtime for the smallest graphs, and signi cant less runtime for the largest graphs. While the e ect of WDFR on performance is inconclusive, it is noted that GRCA is not competitive without the use of the FM heuristic for local optimization. Following partitioning, the blocks within each region are placed. The output of placement is the absolute position and the orientation (eight possibilities) of each block. The objective is to minimize the total area of the layout while still allocating su cient room between the blocks for the subsequent routing, cf. Section 1. SAGA 22] is a placement approach based on a uni cation of the EA with Simulated Annealing (SA). SAGA starts out as a conventional EA, but as the EA stagnates, the algorithm gradually and adaptively switches towards SA. The population size is decreased and the number of attempted mutations is increased. Mutations are carried out only with a certain probability depending on the individuals temperature, as in SA. Ultimately, the population size may decrease to one, in which case the process is pure SA.
A placement is represented by a binary tree with some additional properties. This problem-speci c representation enforces the satisfaction of most constraints of the problem. The layout quality obtained by SAGA is competitive to state-of-the-art approaches at the cost of excessive, inferior runtimes. The combination of the EA with SA is found to perform signicantly better than the EA alone.
Following placement, the area not occupied by blocks is divided into rectangular areas called routing regions. The task of routing, i.e., implementing the connections between blocks, is divided into global routing and detailed routing. Global routing determines the global route for each net, in the form of a list of routing regions the net passes through. The objective is to minimize total layout area while not exceeding the routing capacity of each region. Global routing is performed in terms of a routing graph extracted from the given placement, and nding the global route of a single net is equivalent to solving the Steiner Problem in a Graph (SPG) in the routing graph. An EA for the SPG is presented in 21]. The genotype is a bitstring specifying selected Steiner vertices, and every bitstring is interpreted as a feasible solution by using a deterministic SPG heuristic, called the Distance Network Heuristic, for decoding. On random graphs, the EA is superior to other heuristics for the SPG both with respect to solution quality and runtime.
A global routing algorithm is presented in 19]. It rst uses the EA of 21] to generate a number of alternative, short routes for each net. I.e., the SPG algorithm is executed as many times as there are nets. Then, another EA is used to select a speci c route for each net among the alternatives generated earlier, such that the total layout area is minimized. This EA uses an integer representation, where the value of the ith gene speci es the selected route for net i.
The router is superior to TimberWolfMC, a state-ofthe-art global router, with respect to solution quality, while not being competitive with respect to runtime.
An extension of this work resulting in an interactive oorplaner has recently been presented in 20] .
Detailed routing is the task of implementing each net within each routing region, given the global routing. Each net is implemented by a number of connected wire segments, assigned to metal layers of the chip. The net implementations has to obey a large set of constraints de ned by the speci c technology. If a rectangular routing region has pins only along two parallel sides, it is called a channel. An EA for channel routing is presented in 34]. The main criterion optimized is the channel area, and a secondary criterion is the total netlength. The genotype is essentially a lattice corresponding to coordinate points of the layout, and does not seem to support the genetic operators that well. Crossover is performed in terms of wire segments. A randomly positioned line perpendicular to the pin sides divides the channel into two sections and plays the role of the crosspoint. Wire segments exclusively on, say, the left side of the cross-line are inherited from the rst parent, and segments exclusively to the right of the cross-line are inherited from the second parent. Segments intersecting the cross-line are substituted in the o spring by new randomly generated segments. Similarly, mutations consists of replacing selected segments by random ones. On benchmark examples, the router produces results equal to or better than the previously best published results, while not being runtime competitive.
Recent extensions also consider crosstalk, switchbox routing, parallel implementations, and multi-layer routing 32, 33, 25].
Testing
Even if circuits are correctly designed, a non negligible fraction of them (sometimes up to 70 %) will behave faulty because of physical defects caused by imperfections during the manufacturing process. Therefore, the detection of faulty circuits in a test phase is most important. Automatic Test Pattern Generation (ATPG), i.e. the construction of input vectors that detect all (or a high percentage) of faults (in a given fault model) is one of the key problems that has to be solved during this phase. This problem is known to be particularly hard for synchronous sequential circuits without reset line, i.e. circuits containing memory elements whose initial values are unknown. In this case a test consists of a nite sequence of test vectors t 1 ; t 2 ; : : : ; t m applied to the circuit in subsequent time frames starting with t 1 in time frame 1.
State-of-the-art deterministic fault oriented algorithms for this problem 36] are highly complex and time consuming, while simulation-based test generators are fast but tend to generate longer test sequences and sometimes achieve lower fault coverage 1]. Recently, EAs have been proposed to overcome these di culties. We brie y comment on the two most successful approaches in this area 40, 41] .
In 40] test vectors with one bit per primary input are generated as initial population. An EA is applied to generate test vectors for subsequent time frames as long as progress, i.e. an increase in fault coverage, can be observed. Then the resulting test sequence is enlarged by test sequences of xed small length, which again have been determined by a EA. For the encoding of the candidate test sequences a binary or nonbinary coding can be used. (In a nonbinary coding, each possible test vector is a separate character in the alphabet and the test sequence is viewed as a string over this alphabet.) Seqential fault simulation for the candidate elements is used to determine their tness which takes into account the relative number of ip ops initialized, and the faults detected or propagated. The tness computation can be speeded up by restriction to a small sample of the faults and by use of overlapping populations. A large number of experiments is performed to determine the in uence of di erent EA parameters on the performance of the algorithm: The progress limit for test vector generation and the length of the candidate test sequences is chosen as a small multiple of the sequential depth of the circuits considered. The number of generations is limited to 8 to reduce the run time. Among several selection schemes tournament selection without replacement turns out to be the most successful. Uniform crossover gives consistently better results than 1-point or 2-point crossover. Variations in mutation rate have only a small e ect on the fault coverage. And nonoverlapping populations give the highest fault coverages.
Taken together, the experiments for the ISCAS89 benchmarks 3] demonstrate the e ectiveness of this approach: In 13 of 17 cases the number of detected faults, i.e. the quality of the test sequence obtained, is comparable or better than for the HITEC deterministic fault-oriented test generator 36]. Test sequence length is reduced to 42% on average. In most cases test generation time is signi cantly smaller than for HITEC.
A disadvantage of the EA based method discussed before and of any simulation based method as well, is that redundant or untestable faults cannot be classied. To overcome this problem, EA based techniques are combined with deterministic techniques in 41], the latter being applied for the identi cation of redundant and untestable faults and for the correction of the EA when a xed number of test vectors was added without improving the fault coverage. In principle, the methods for the EA part are similar to the ones proposed in 40], though the tness function is di erent: It is based on balanced circuit activity as recorded by a logic simulator (giving equal chance to every fault to be activated). Only when a few undectected faults are left, the extent of fault propagation to primary outputs is checked. The proposed techniques are applied to several ISCAS89 benchmarks 3] and run on the average 10 times faster than traditional deterministic techniques. Fault coverage and test length are comparable.
Also in this area several extensions of the basic principles have been reported 6, 8, 29, 38, 26] . The method di er with respect to integration of deterministic ATPG tools, in choice of operators, resulting test length and accuracy of the fault simulator (resulting in higher fault coverages).
Recently, EA-approaches have also been applied in other testing areas, like partial scan ip op selection 7] and build-in-self-test 37] 4 Performance Evaluation As mentioned in Section 1, for EA-based tools to make an impact in the CAD arena it is crucial that the developed algorithms are evaluated using the criteria commonly employed in the eld. Speci cally, we believe that the following guidelines should be followed:
1. Test examples should be large, re ecting the size of real-world problem instances. And whenever possible, benchmark data sets should be used to allow comparisons to other approaches.
2. Whenever possible, comparisons should be done to the existing state-of-the-art algorithms, considering both solution quality and runtime. For an EA-based approach to be of practical interest, it is necessary and su cient that it is competitive to state-of-the-art with respect to either solution quality or runtime. While the partitioning algorithm and the SPG algorithm presented in Section 3.2 as well as the testing algorithms of Section 3.3 are competitive with respect to both criteria, the remaining algorithms presented in Section 3.2 and the algorithms of Section 3.1 are competitive on solution quality only.
3. Solution quality and runtime should be measured fairly, allowing comparisons to any other approach. I.e., runtime should be measured in terms of actual CPU-time rather than e.g. number of points visited in the search space. And the total runtime should be measured, instead of e.g. the runtime until the occurrence of the last improvement. 4. Finally, it is important that a xed set of parameters for the EA is used for all problem instances, i.e., problem speci c tuning should not be performed 3 . If the designer needs to run the EA several times with di erent parameter settings in order to obtain a satisfactory performance, then this is a drawback of the EA, which should be taken into account when comparing runtime to that of another algorithm which was executed only once. This set of guidelines may seem rather obvious to the reader, and is also complied to in the papers reviewed in Section 3. But unfortunately, it is too easy to nd papers on EAs for CAD not complying with the above. While some of these papers may o er a theoretical contribution, they tend to do a disservice to the eld by implying that the EA can not stand a fair comparison. (For discussion on measuring performance of EAs see also 35, 20] .)
Learning Heuristics by EAs
As a result of the sections above we have seen that often the EA-principles work well and get high quality results. Unfortunately, often the runtimes (especially for large problem instances are overly long. For this in this section we present a model for heuristic learning. The idea of this approach is to create heuristics that get good results and in addition have good runtime behavior.
Due to the high complexity of the design process of CAD of ICs often heuristics are used. These heuristics are developed by the designer himself. But they also often fail for speci c classes of circuits. Thus it would help a lot, if the heuristics could learn from previous examples, e.g. from benchmark examples.
The Model
We assume that the problem to be solved has the following property: There is de ned a non empty set of optimization procedures that can be applied to a given (non-optimal) solution in order to further improve its quality. (These procedures are called Basic Optimization Modules (BOMs) for the rest of the paper.) These BOMs are the basic modules that will be used in the following. Each heuristic is a sequence of BOMs. The goal of our approach is to determine a good (or even optimal) sequence of BOMs such that the overall results obtained by the heuristic are improved. This assumption concerning the problem is valid for all problems that can e ciently be optimized by greedy or hill-climbing heuristics.
Since the notations used for EAs are not uniquely determined we brie y introduce the notation that is used in the following. We assume a nite set of nite strings of xed length over a given universe. This set is also called the population. For the considered problem that is to be solved by the EA an objective function (or tness function) is given that measures the tness of each element.
The main operations of EAs on strings are:
Reproduction: Copying strings according to their tness.
Crossover: Construction of a new element x from two parents y 1 and y 2 , where the rst part up to a cut position i is taken from y 1 and the second part is taken from y 2 .
Mutation: Construction of a new element from a parent by copying the whole element and randomly changing its value at mutation position i.
In the following we assume that the reader is familiar with the basic concepts of EAs. (For more details see 28, 9] .) For simplicity of the description we use multivalued strings, i.e. strings that may assume various values from a xed nite range. It does not in uence the model, if the strings are considered over a two-valued alphabet. In this case an encoding must be used and method must be applied how to handle invalid solutions. (Here standard methods can be applied 28, 9] .)
The set of BOMs de nes the set H of all possible heuristics that are applicable to the problem to be solved in the given environment. H may include problem speci c heuristics but can also include some random operators. is the quality tness of string s. c c and c q are problem speci c constants.
The cost tness measures the cost for the application of the string. If this cost is relatively high the resulting heuristic will take long time. If the heuristic has a low cost tness it will terminate quickly.
The quality tness measures the quality of the heuristic that is represented by the string s by summing up the results for a given set of examples. Obviously the choice of the examples largely in uences the quality of the resulting heuristic. Here the designer has to select a representative set of benchmarks. If this set cannot be determined, the EA can be run on a large set of arbitrary functions. The function quality measures the quality of the result with respect to the given problem. This function is typically the tness function that is used in \normal" EAs.
The constants c c and c q are used to in uence the primary goal of the heuristic: If c c is set to 0 the EA will only optimize the heuristic with respect to the quality of the result, i.e. it will not care about the expenditure of the BOMs. If c q is set to a small value the EA will determine a very fast heuristic, but the quality of the result will not be very good. Using these parameters the designer can in uence the tradeo between runtime and quality and he can determine the primary goal of the EA: Should the heuristic focus on fast runtime or on good results?
Application of the Model
First application of the model in areas of logic synthesis and DD minimization 10, 18, 24] obtained very promising results. In all cases the best previously known heuristic could be improved with respect to quality and runtime. It was especially interesting to observe that the newly created heuristic also performed very well on examples that were unknown during the learning process.
Conclusions
Three main conclusions are drawn from this work:
First of all, the EA has a very large potential within CAD for ICs. The problems encountered in this eld are extremely complex, which is exactly the situation in which the performance of the EA compares best to that of other methods.
To make an impact in the CAD eld, it is crucial that certain practical guidelines for performance evaluation are followed, cf. Section 4. It will always be di cult, and often impossible, to provide an absolute fair comparison of two algorithms with very di erent characteristics. However, applying the guidelines of Section 4 are likely to eliminate at least some of the problems often occuring, and will in any case improve the reputation of the EA in the CAD world.
The main characteristic of the algorithms reviewed in Section 3 is that they apply problemspeci c knowledge in one way or another. Combinations with other heuristics, problem-speci c representations and/or operators are the rule rather than the exception. This strongly suggests that incorporation of problem-speci c knowledge is necessary for the EA to be competitive to the best existing approaches, especially when performance is measured as described in Section 4. Therefore, we believe that the traditional \pure" EA will most often have to be abandoned when competitive performance is the main objective. Finally, as an alternative to the classical EA applications we presented a method to learn heuristics for CAD of ICs using EA. The method is very general, since it applies to all problems for which greedy and hill-climbing heuristics can be applied.
